CacheQ
  • The Opportunity
  • The Product
  • The Technology
  • The Team
  • In The News
  • Training Videos/Documentation
  • Request a Demo
Select Page

The Acceleration Situation | Published by Electronic Engineering Journal

by mywebdevgirl | Sep 20, 2019 | Computing at Scale

CacheQ, Accelerated Computing at Scale, and Flying Whale Robot Drug Delivery AUTHOR: Amelia Dalton  In this week’s episode of Fish Fry, Clay Johnson (CEO – CacheQ) joins us to discuss the history of processor performance demands and why today’s designs require a...

Recent Posts

  • CacheQ’s New Compiler Supports Multi-Threading CPU Acceleration, Enables Software Developers to “Write Once, Accelerate Anywhere”
  • Acceleration in a Heterogenous Compute Environment | Published by SemiWiki.com
  • CacheQ Platform Revs Up Processor, FPGA Performance | Published by ElectronicDesign
  • The Acceleration Situation | Published by Electronic Engineering Journal
  • Week In Review: Design, Low Power | Published by Semiconductor Engineering

Categories

  • Computing at Scale
  • CPU architectures
  • FPGA Performance
  • Heterogeneous Compute
  • High-Level Synthesis
  • HLL Development Environment
  • Multi-Threading CPU

About CacheQ

The CacheQ Ultravisor enables SW developers to easily develop, deploy and orchestrate applications across the heterogeneous distributed compute architectures delivering significant increases in application performance and at the same time dramatically reducing development time.

Request a Demo

Useful Links

  • Home
  • The Opportunity
  • The Product
  • The Technology
  • The Team
  • In The News
  • Training Videos/Documentation
©2024 CacheQ. All Rights Reserved.